Serial No.: 10/619,960

RECEIVED CENTRAL PAX SENTER

MAY 0 7 2008

REMARKS

2 These remarks follow the order of the paragraphs of the office action. Relevant portions of the

3 office action are shown indented and italicized.

DETAILED ACTION Response to Arguments

1. Applicant's arguments filed 11/23/2007 have been fully considered but they are not persuasive. In the Remarks, Applicant argues as follows:

1.1 The present invention relates to controlling flow of data, via a memory, between first and second data processing systems such as a host computer system and a data communications interface for communicating data between the host computer system and a data communications network. [Specification: page 1, lines 8-11].

Thus, it is the intent that the meaning of a host system is a system that has one or more hosts. This differentiates a system from a singular host which is referred to in the specification as 'a host' or 'the host'.

For this point, the Examiner believes that a first data processing system shows a host computer system and a second data processing system shows a data communications interface which is quite different from the claim limitation, "said second data processing comprising a plurality of attached devices."

1.2 A conventional data processing network comprises a plurality of host computer systems and a plurality of attached devices all interconnected by an intervening network architecture such as an Ethernet architecture. The network architecture typically comprises one or more data communications switches. The host computer systems and the attached devices each form a node in the data processing network. Each host computer system typically comprises a plurality of central processing units and data storage memory device interconnected by a bus architecture such as a PCI bus architecture. [Specification: page 1, line 13-page 2, line 4].

Also, it shows that the specification does disclose that 'said second data processing system accessing the descriptor table comprises a plurality of attached devices.'

For this point, the Examiner disagrees. The Specification is not disclosing that a second data processing system comprising a plurality of attached devices accesses a descriptor table.

1.3 Thus, one aspect of the present invention, is to provide methods, apparatus and systems for controlling flow of data between first and second data processing systems via a memory. An example embodiment the apparatus comprising: a descriptor table for storing a plurality of descriptors for access by the first and second data


DOCKET NUMBER: IL920000076US1

10/17

1 processing systems; and, descriptor logic for generating the descriptors for storage in the 2 descriptor table. The descriptors including a branch descriptor comprising a link to 3 another descriptor in the table. The descriptor logic and descriptor table improve 4 efficiency of data flow control between first and second data processing systems such as 5 a host computer system and a data communications interface for communicating data 6 between the host computer system, and a data communications network [Specification: 7 page 2, lines 10-19] 8 Specification also does indeed disclose that said second data processing system which accesses 'the descriptor table' is shown to include embodiments wherein it 9 10 comprises a plurality of attached devices. 11 For this point, the Examiner disagrees. The Specification does disclose that said second data processing system accesses the descriptor table. However, the Specification 12 13 does not disclose said second data processing system accessing the descriptor table 14 comprises a plurality of attached devices. Rather, the Specification discloses that said second data processing system is a data communication interface for communicating . 15 16 data towards the network 17 1.4 Viewing the present invention from another aspect, there is now provided a method for controlling flow of data between first and second data processing systems via 18 19 a memory, the method comprising: storing in a descriptor table a plurality of descriptors 20 for access by the first and second data processing systems; and, by descriptor logic, generating the descriptors for storage in the descriptor table, the descriptors including a 21 22 branch descriptor comprising a link to another descriptor in the table. [Specification: 23 page 3, lines 6-111. 24 Thus, the invention includes a plurality of descriptors for access by the first and 25 second data processing systems, and a plurality of descriptor tables. These may represent 26 tables from plurality of host computer systems. 27 For this point, the Examiner disagrees. The Specification does not disclose a 28 plurality of descriptor tables. A single descriptor table is accessed by the first and second 29 data processing systems. 30 1.5 In an embodiment, the apparatus includes: a descriptor table for storing a 31 plurality of descriptors for access by the first and second data processing systems; and descriptor logic for generating the descriptors for storage in the descriptor table, the 32 descriptors including a branch descriptor comprising a link to another descriptor in the 33 34 table. [Specification: page 5, lines 2-6]. 35 A plurality of descriptors are stored in each of the plurality of descriptor tables. For this point, the Examiner disagrees. Again, the Specification does not disclose a 36 37 plurality of descriptor tables. A single descriptor table is accessed by the first and second 38 data processing systems. 39 1.6 Referring first to Figure 1, an example of a data processing network 40 embodying the present invention comprises <u>a plurality of host computer systems</u> 10 and \underline{a} plurality of attached devices 20 interconnected by an intervening network architecture 30 41 42 such as an InfiniBand network architecture (InfiniBand is a trade mark of the InfiniBand

1 Trade Association). The network architecture 30 typically comprises a plurality of data 2 communications switches 40. The host computer systems 10 and the attached devices 20 3 each form anode in the data processing network. Each host computer system 10 4 comprises a plurality of central processing units (CPUs) 50, and a memory 60 5 interconnected by a bus architecture 70 such as a PCI bus architecture. [Specification: 6 page 6, lines 4-12]. 7 Thus, these devices indeed make up the a second data processing system which 8 accessed the descriptor table in accordance with the specification description. 9 For this point, the Examiner disagrees. Again, the Specification does not disclose 10 a second data processing system comprises a plurality of attached devices. 11 Thus, it is apparent the specification of the present invention indeed by 12 intent and in words teaches and discloses that 'said first data processing system 13 (accessing 'the descriptor table) comprises a plurality of host computer system. 14 Embodiments are included wherein 'said descriptor table' is accessible by either a single 15 host computer system or by a plurality of host systems So it is apparent that the 16 specification also does indeed disclose that 'said second data processing system 17 (accessing the descriptor table) comprises a plurality of attached devices. 18 Thus, nowhere in the Specification discloses that a plurality of host systems 19 accesses a descriptor table. The Specification does not disclose that the descriptor table 20 stored in the memory in the apparatus is accessed by one host system accesses the 21 descriptor table stored in the memory in the apparatus and another host system accesses 22 the same descriptor table stored in the memory in the same apparatus. Nowhere in the 23 Specification discloses that a second data processing system accessing a descriptor table 24 comprises a plurality of attached devices. The Specification never discloses the plurality 25 of devices 20 is included in a second data processing system accessing the descriptor 26 table stored in the memory in the apparatus. 27 For this reason, the Examiner respectfully maintains the rejections. 28 Claims 1,4, 5, 11, and 13 are amended and claims 2, 3, and 12 are canceled in 29 response to the last office action. Osborne et al and Benner were cited in the last office 30 action. Claims 1,4-11, and 13-21 are presented for examination. 31 In response, the applicants respectfully state that all though applicants maintain the views stated 32 in the previous response, the claims are amended to overcome the 112 rejection and bring the 33 allowable matter stated in the below to allowance. 34 Claim Rejections -35 USC § 112 35 3. The following is a quotation of the first paragraph of 35 U.S.C. 112: 36 The specification shall contain a written description of the invention and of the 37 manner and process of making and using it, in such full, clear, concise, and exact 38 terms as to enable any person skilled in the art to which it pertains, or with which

1 it is most nearly connected, to make and use the same and shall set forth the best 2 mode contemplated by the inventor of carrying out his invention. 3 Claims 1,4-11, and 13-21 are rejected under 35 U.S.C. 112, first paragraph, as 4 failing to comply with the written description requirement. The claim(s) contains subject 5 matter which was not described in the specification in such a way as to reasonably 6 convey to one skilled in the relevant art that the inventor(s), at the time the application 7 was filed, had possession of the claimed invention. Specification describes the first data 8 processing system of claim as a host system including CPUs and a memory and 'the 9 second data processing system' of claim as a data communication interface such as a 10 network adapter 80 [page 5, lines 6-10; page 6, lines 10-12]; a 'descriptor table' is 11 accessed by the first and second data processing systems. Specification further describes 12 that there are a plurality of host computer systems and a plurality of attached devices 13 [page 6, lines 4-8]. However, Specification does not disclose that the second data 14 processing system (accessing the descriptor table) comprises a plurality of attached 15 devices. In response, the applicants respectfully state that claim 1 is amended to replace the statement: 16 17 said first processing system comprises a plurality of host computer systems, said second 18 data processing comprising a plurality of attached devices interconnected by an 19 intervening network architecture, 20 with: 21 said first processing system comprises a plurality of host computer systems 22 interconnected to a plurality of attached devices by an intervening network architecture. 23 This overcomes the rejection of Claim 1 under 35 U.S.C. 112, first paragraph, which now 24 complies with the written description requirement, and makes claim 1 allowable... 25 Claim 10 is similarly amended to overcome the rejection of Claim 10 under 35 U.S.C. 112, first 26 paragraph, and makes claim 10 allowable. 27 With the allowance of claims 1 and 10, Claims 4-11, and 13-21 are also allowable under 35 28 U.S.C. 112, first paragraph. 29 Claim Rejections - 35 USC § 103 30 The following is a quotation of 36 U.S.C. 103(a) which forms the basis for all 31 obviousness rejections set forth in this Office action: DOCKET NUMBER: IL920000076US1 13/17 Serial No.: 10/619,960



6. Claims 10, 14-16, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Osborne et al. [US 5,751,951] in view of Benner [US 5,961,659].

As for claim 10, Osborne et al teach a method comprising controlling flow of data between first and second data processing systems via a memory, the steps of controlling comprising: storing [e.g., figs. 2A-2C and relevant description] in a descriptor table a plurality of descriptors for access [col. 3, lines 28-42] by the first and second data processing systems,

forming said first processing system to comprise a plurality of host computer systems ["computers" in col. 1, lines 20-25], said second data processing to comprise a plurality of attached devices ["other networked computers and data systems" in col. 1, lines 20-25 interconnected by an intervening network architecture, said network architecture comprises a plurality of data communications switches ["network switches" in col. 1, lines 13-20], said host computer system and attached devices each forming anode ["node" in col. 1, lines 13-20] in a data processing network, each host computer system comprises a memory interconnected by a PCI bus architecture ["PCI bus 152" in fig. 3A],

including a network adapter ["network interface card" in fig. 3A and relevant description] also connected to the bus architecture for communicating data between the host computer system and other nodes in the data processing network via the network architecture [col. 1, lines 13-30]; and

by descriptor logic, generating [e.g., col. 19, lines 46-47] the descriptors for storage in the descriptor table, the descriptors including a branch descriptor comprising a link [e.g., fig. 2A and relevant description] to another descriptor in the table.

However, Osborne et al do not expressly disclose that the host computer system comprises a plurality of central processing units. Benner teaches an apparatus for controlling flow of data between first and second processing systems via a memory having a descriptor table [fig. 3B] wherein the first processing systems comprises a plurality of host computer systems [nodes 104 in fig. 1], each host computer system comprises a plurality of central processing units [microprocessors 106 in fig. 1) and a memory [main memory 108], and the second processing systems comprises a plurality of attached devices interconnected by an intervening network architecture [fig. 1]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Osborne et al and Benner because they both teach an apparatus for controlling flow of data between first and second processing systems via a memory having a descriptor table and Benner's teaching of multiple central processing units included in each host computer system of the first processing system

DOCKET NUMBER: IL920000076US1

1 2	would increase efficiency in processing [Benner: Col. 4, lines 5-9] of the host computer of Osborne et al.
3 4	The cited Osbome portion col. 3, lines 28-42 reads: For small packets, if care is not taken in the design off the network interface and driver,
5	the cost or overhead associated with transmitting small packets may be many times that of
6	actually transmitting the data over the network. Small packets are particularly important
7	for request-response styles of communication such as is common in client-server
8	computing systems. It is therefore important that the design of the network interface
9	accommodate small packets while at the same time being able to handle bulk data or large
10	data packets.
11	
12	On the receive side there are at least three problems in the design of a network interface.
13	The first problem is to identify where to store arriving data. The second major problem
14	revolves around the efficient use of empty buffers presented to the network interface by
15	the host. Typically, the receive side has no idea of the frame size until after receiving the
16	entire frame. This poses the problem of finding an appropriate sized empty buffer space at
17	the host.
18 19	The cited Osborne portion col. 1, lines 20-25 reads: In computers equipped for data transmission and reception with other networked
20	computers and data systems, a network interface connects a host computer system to the
21	physical network media, e.g. copper wire, coaxial cable, or optical fiber.
22	The cited Osborne portion col. 19, lines 46-47 reads:
23	FIG. 9 shows the situation just after the driver/application has enqueued such a frame
24	descriptor in the TXin queue 160.
25	The cited Benner portion Col. 4, lines 5-9 reads:
26	Microprocessors 106 are capable of working in parallel with one another and are coupled
27	to one another via one or more node buses 114. The microprocessors are further coupled
28	to main memory 108, I/O adapters 110, and communications adapter 112 via node bus(es)
29	114
30 31	7. As for claim 14, Osborne et al teach the descriptor table comprising a plurality of descriptors lists sequentially linked together via branch descriptors therein [e.g., figs.
	DOCKET NUMBER: IL920000076US1 15/17

1 2 3 4 5 6	2A-2C and relevant description], wherein a branch descriptor comprises description of the descriptor location being link lists of descriptors, using information in the descriptors for control by software in the host, of data movement operations performed by TX and RX LCP engines [TX 155, RX 157 in fig. 3AJ, using the information to process a frame to generate a TX packet header in the header of the frame ['frame descriptor' in col. 5, lines 53-65].
7	The cited Osborne portion col. 5, lines 53-65 reads:
8	More specifically, in order to implement a network interface, either for use in direct
9	access architectures or otherwise, in the subject invention means are provided to identify
10	frames to send to the network interface by utilizing a linked list buffer format in which
11	the ring queues contain multiword frame descriptors. Each such descriptor contains either
12	a pointer to a data buffer, a pointer to the head of a linked list of buffers, or a combination
13	of the two. The remaining words in the frame descriptor contain other information
14	describing the frame, such as the virtual channel number, some state information and
15	various mode indications. Thus in essence, the multiword frame descriptor constitutes a
16	so-called "fat" pointer to the frame data
17 18	8. As for claim 15, Osborne et al teach the first data processing system comprising a host computer system [host in fig. 3A and relevant description].
19 20 21 22	9. As for claim 16, Osborne et al teach the second data processing system comprising a data communications interface for communicating data between a host computer system and a data communications network [host and network interface card in fig. 3A and relevant description].
23 24	10. As for claims 19 and 20, the combination of Osborne et al and Benner teaches the claimed limitations as discussed above.
25	In response, the applicants respectfully state that the claims are amended herein to overcome the
26	112 rejection and bring the allowable matter stated below to allowance.
27	Allowable Subject Matter
28 29 30 31	11. Claims 1,4-9, 11, 13, 17, 18, and 21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and amended to overcome the rejections under 35 U.S.C. 112, first paragraph, set forth in this office action.

16

RECEIVED CENTRAL FAX CENTER

MAY 0 7 2008

- 1 In response, the applicants respectfully state their appreciation of the allowance of Claims 1,4-9,
- 2 11, 13, 17, 18, and 21. Claims 1 and 10 are amended herein to overcome the 112 rejection and
- 3 bring the allowable matter stated below to allowance.
- 4 The 112 rejection is overcome with the amendments of claims 1 and 10. Claim 10 is brought to
- 5 allowance by inserting therein all the limitations of allowable claim 11. Claim 11 is canceled.
- 6 This has the effect of bringing claims 1, 4-10, and 13-21 to allowance.
- 7 Please charge any fee necessary to enter this paper to deposit account 50-0510.

8 Respectfully submitted, 9 By: 10 Dr. Louis P. Herzberg 1.1 Reg. No. 41,500 12 Voice Tel. (845) 352-3194 13 Fax. (845) 352-3194 14 3 Cloverdale Lane 15 Monsey, NY 10952

Customer Number: 54856